

Features

- Vcc Range:
 - Vcca: 1.2V to 5.5V
 - V_{ссв}: 1.65V to 5.5V
- Maximum Data Rate:
 - Push Pull: 100Mbps
 - Open Drain: 1.1Mbps
- Support Vcc isolation function.
- Ultra-Low Io On Each Vcc: 5µA
- OE referenced to Vcca.
- Support Partial Power Down Mode.
- Working Temperature Range: 40°C to + 85°C
- Package:
 - 12-bump 1.8mm x 1.4mm FCLGA
 - 14-Pin 3.5mm x 3.5mm TQFN
 - 12-Pin 1.8mm x 1.8mm UQFN

Applications

- Portable device
- GPIO
- I2C/SMBUS
- UART/SPI

General Description

The YHM4204 is an auto-bidirectional voltage level translators family to support 4/6/8 bits applications. This device A port tracks the V_{CCA} voltage and its range is from 1.2V to 5.5V. B port tracks the V_{CCB} voltage and its range is from 1.65V to 5.5V.


When the output-enable (OE) input is low, all outputs are placed in the high-impedance (Hi-Z) state. And if either one of V_{CC} is absent and pull to GND, the outputs are also placed in Hi-Z state. And OE input circuit is reference to V_{CCA} . To ensure the Hi-Z state during power-up or power-down periods, tie OE to GND through a pull-down resistor.

The YHM4204 is fully specified for partial-power-down applications using loff. The loff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The YHM4204 operates over an ambient temperature range of - 40° C to + 85° C.



Typical Application








YHM4204نجاب المحال4-Bits Auto-Bidirectional Voltage Level Translatorsv1.02

Preliminary

Pin Configurations





YHM4204 Pin Descriptions

FCLGA	TQFN	UQFN	Name	Description
A1	13	12	B1	Input/output 1. Referenced to Vссв
A2	14	1	Vссв	B port power supply. 1.65V ≤ Vccв ≤ 5.5V and Vcca ≤ Vccв
A3	2	3	A1	Input/output 1. Referenced to Vcca
B1	12	11	B2	Input/output 2. Referenced to Vссв
B2	1	2	Vcca	A port power supply. $1.2V \le V_{CCA} \le 5.5V$
B3	3	4	A2	Input/output 2. Referenced to Vcca
C1	11	10	В3	Input/output 3. Referenced to Vссв
C2	8	8	OE	Output enable pin. Active high. Pull OE low to place all outputs in tri-state mode. Referenced to V _{CCA} .
C3	4	5	A3	Input/output 3. Referenced to Vcca
D1	10	9	B4	Input/output 4. Referenced to Vссв
D2	7	7	GND	Ground
D3	5	6	A4	Input/output 4. Referenced to VccA
-	6,9		NC	No Connection



Absolute Maximum Ratings 1

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
$V_{\text{CCA}}, V_{\text{CCB}}$	V _{CCA} , V _{CCB} to GND		-0.3	6	V
Vı	Input Voltage Range, Port A, Port B		-0.3	6	V
Vo	Output Voltage Range for the High-Impendence or Power Off S Port B.	States, Port A,	-0.3	6	V
Vo	Output Voltage Range for the High or Low States, Port A		-0.3	Vcca	V
Vo	Output Voltage Range for the High or Low States, Port B		-0.3	Vссв	V
Ік	Input Clamp Current, VI < 0			50	mA
Іок	Output Clamp Current, Vo < 0			-50	mA
lc	Continuous Current through Vcca, Vccb, or GND		-100	100	mA
Tj	Maximum Junction Temperature			+150	°C
	Human Body Model, ANSI/ESDA/JEDEC JS-001-2012	All Pins	5		
ESD	Human Body Wodel, ANSI/ESDA/JEDEC JS-001-2012	Port B	13		ΚV
	Charged Device Model, JESD22-C101	All Pins	2		

Refer to JEDEC JESD51-7, use a 4-layerboard. Note 1.

2 **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance.

Parameters		Min.	Max.	Unit
Voltage Supply: Vcca		1.2	5.5	V
Voltage Supply: Vссв		1.65	5.5	V
High Lovel Input Veltage: V/m (Note 1)	Data Port	0.85 x Vccı	Vссı	V
High Level Input Voltage: VIH (Note 1)	OE	0.85 x V сса	5.5	V
	Data Port	0	0.15	V
Low Level Input Voltage: VIL (Note 1)	OE	0	0.15	V
Input Transition Disc or Fall Data: At/A)/	A Port (Push-Pull)		10	ns/V
Input Transition Rise or Fall Rate: $\Delta t/\Delta V$	B Port (Push-Pull)		10	ns/V
Operating Ambient Temperature Range		-40	85	°C

3 **Electrical Characteristics**

Condition: $T_A = -40^{\circ}C$ to $+85^{\circ}C$. Typical values are at $T_A = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Port A Output High Voltage	Voha	Іон = -20µА, Та = 25°С V _{IB} ≥ V _{CCB} - 0.4V	0.9* Vcca			V
Port A Output Low Voltage	Vola	Vcca = 3V, Vccb = 3.3V. lol = 400µA, Ta = 25°C, Vib ≤ 0.15V			0.55	V
Port B Output High Voltage	Vонв	Iон = -20 μ A, Ta = 25°C, V _{IA} \ge V _{CCA} -0.2V	0.9* Vссв			V
Port Output Low Voltage	Volb	V _{CCA} = 3.3V, V _{CCB} = 4.5V. I _{OH} = 620µA, T _A = 25°C, V _{IA} ≤ 0.15V			0.55	V



4-Bits Auto-Bidirectional Voltage Level Translators V1.02 Preliminary

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Input Leakage Current	loe	OE = V _{CCA} or GND, V _{CCA} = 1.2V to 5.5V, V _{CCB} = 1.65V to 5.5V			±1	μA
High Impendence Output Leakage Current	loz	Port A or Port B, OE = GND, Vcca = 1.2V to 5.5V, Vccв = 1.65V to 5.5V		±1	±2	μA
V _{CCA} Quiescent Current	ICCA	$V_I = V_{CCI} \text{ or } GND, V_O = Open, I_O = 0$			5	μA
Vссв Quiescent Current	Іссв	$V_I = V_{CCI} \text{ or } GND, V_O = Open, I_O = 0$			5	μA
Combined Quiescent Current	ICCA+ICCB	$V_I = V_{CCI} \text{ or } GND, V_O = Open, I_O = 0$			10	μA
High Impendence VccA Supply Current	lccza	Vı = Vo = Open, Io = 0, OE = GND			5	μA
High Impendence Vссв Supply Current	Іссав	Vı = Vo = Open, Io = 0, OE = GND			5	μA
OE Input Capacitance (Note 1)	Сі	V _{CCA} = 1.2V to 5.5V, V _{CCB} = 1.65V to 5.5V	• •	3		pF
Port Capacitance (Note 1)	Сю	Vсса = 1.2V to 5.5V, Vссв = 1.65V to 5.5V	X,	5		pF
Resistor of NMOS between A port and B port	Rpass	OE is logic high, I = 10mA, VI = 0.15V, Vсса = 1.8V, Vссв = 3.3V		500		Ω
Note 1: Guarantee by desi	ign.			•		
4 Timing Require	ements					
Condition: $T_A = 25^{\circ}C$ unle	ss otherwise n	oted				

Timing Requirements 4

Condition: $T_A = 25^{\circ}C$, unless otherwise noted.

Par	ameter	Symbol	V _{ССВ} = 1.8V	V _{ССВ} = 2.5V	V _{ССВ} = 3.3V	V _{CCB} = 5V	Unit
V _{CCA} = 1.2V			U				
			TYP.	TYP.	TYP.	TYP.	
Data Rate	Push-Pull		100	100	100	100	Mbps
Dala Kale	OD		2	2	2	2	Mbps
Pulse	Push-Pull		10	10	10	10	20
Duration	OD	tw	500	500	500	500	ns
V _{CCA} = 1.5V							
Data Data	Push-Pull		100	100	100	100	Mhaa
Data Rate	OD		2	2	2	2	Mbps
Pulse	Push-Pull	4	10	10	10	10	20
Duration	OD	tw	500	500	500	500	ns
V _{CCA} = 1.8V							
			Min.	Min.	Min.	Min.	
Data Rate	Push-Pull		100	100	100	100	Mhaa
Dala Kale	OD		2	2	2	2	Mbps
Pulse	Push-Pull	4	10	10	10	10	20
Duration	OD	tw	500	500	500	500	ns
V _{CCA} = 2.5V							
Data Data	Push-Pull		-	100	100	100	Mhaa
Data Rate	OD		-	2	2	2	Mbps

Sep.2023



4-Bits Auto-Bidirectional Voltage Level Translators V1.02 Preliminary

Par	ameter	Symbol	V _{ССВ} = 1.8V	V _{ССВ} = 2.5V	V _{ССВ} = 3.3V	V _{CCB} = 5V	Unit
Pulse	Push-Pull	4	-	10	10	10	20
Duration	OD	tw	-	500	500	500	ns
$V_{CCA} = 3.3V$							
Data Data	Push-Pull		-	-	100	100	Mhno
Data Rate	OD		-	-	2	2	Mbps
Pulse	Push-Pull		-	-	10	10	
Duration	OD	tw	-	-	500	500	ns
V _{CCA} = 5V							
Data Data	Push-Pull		-	-	-	100	Mhno
Data Rate	OD		-	-	-	2	Mbps
Pulse	Push-Pull		-	-	-	10	
Duration	OD	tw	-	-	-	500	ns

5 Switching Characteristics

Condition: $T_A = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Conditi	on	V _{ссв} = 1.8V	V _{ссв} = 2.5V	V _{ССВ} = 3.3V	V _{ССВ} = 5V	Unit
				TYP.	TYP.	TYP.	TYP.	
V _{CCA} = 1.2V			4.					
Propagation Delay	T PHL	(Push-Pull	10.1	9.4	8.6	9.76	
(High to Low output)	IPHL	A to B	OD	15	10	10	10	ns
Propagation Delay	t =	AIOB	Push-Pull	14.3	10.3	8.4	7.6	115
(High to Low output)	t PLH	\sim	OD	180	160	105	83	
Propagation Delay	4	2	Push-Pull	14.3	13.2	13.1	13.6	
(High to Low output)	tph∟	B to A	OD	10	10	17	10	
Propagation Delay	t	D IU A	Push-Pull	18.4	14.6	13.4	13.2	ns
(High to Low output)	tplh		OD	10	10	10	10	
Enable Time	ten	OE to A or B	Push-Pull	200	200	200	200	20
Disable Time	tois	OF IO A OF B	Push-Pull	20	20	20	20	ns
Output Dising Time	4		Push-Pull	2.98	2.98	2.98	2.98	
Output Rising Time	tra	A Port	OD	1400	960	850	490	
Output Falling Time	t	AFOIL	Push-Pull	2.87	2.87	2.87	2.87	ns
Oulput Failing Time	tfa.		OD	8	10	10	10	
Output Dising Time	4		Push-Pull	4.24	3	2.44	1.64	
Output Rising Time	trв	B Port	OD	1010	730	560	316	
	+		Push-Pull	1.13	0.91	0.9	0.81	ns
Output Falling Time	tғв		OD	10	10	10	10	
Channel to Channel Skew	tsк		Push-Pull	1	1	1	1	ns
$V_{CCA} = 1.8V$								



4-Bits Auto-Bidirectional Voltage Level Translators V1.02 Preliminary

Parameter	Symbol	Conditi	on	V _{ССВ} = 1.8V	V _{ссв} = 2.5V	V _{ССВ} = 3.3V	V _{CCB} = 5V	Unit
			T	TYP.	TYP.	TYP.	TYP.	
Propagation Delay	T PHL		Push-Pull	5.9	4.3	3.8	3.2	
(High to Low output)	ΨΠL	A to B	OD	10	6.6	6.5	6.5	ns
Propagation Delay	t PLH		Push-Pull	10.9	6.7	5	3.6	110
(High to Low output)	ΨLΠ		OD	70	66	50	65	
Propagation Delay	T PHL		Push-Pull	6	5.5	5.5	4.9	
(High to Low output)	UP ALL	B to A	OD	10	10	10	10	ns
Propagation Delay	t _{PLH}	Biom	Push-Pull	11.1	7.7	6.5	5.1	110
(High to Low output)	ΨLΠ		OD	10	10	10	10	
Enable Time	ten	OE to A or B	Push-Pull	200	200	200	200	ns
Disable Time	t _{DIS}		Push-Pull	20	20	20	20	115
Output Rising Time	t _{RA}		Push-Pull	3.6	3.6	3.6	3.6	
	IRA	A Port	OD	1400	1120	900	560	ns
Output Falling Time	t	Aron	Push-Pull	3	3	3	3	115
	t fa		OD	10	10	10	10	
Output Rising Time	+		Push-Pull	4.3	2.9	2.3	1.6	
Output Rising Time	trв	B Port	OD	1360	1048	665	492	
Output Folling Time	4	D POIL	Push-Pull	0.9	0.8	0.7	0.7	ns
Output Falling Time	t _{FB}		OD	10	13	10	10	
Channel to Channel Skew	tsк		Push-Pull	1	1	1	1	ns
$V_{CCA} = 2.5V$								
Propagation Delay	t	S	Push-Pull	-	3.3	2.9	2.2	
(High to Low output)	T PHL	A to B	OD	-	6	5	5	
Propagation Delay	4	AIUB	Push-Pull	-	6	4	2.9	ns
(High to Low output)	tplh	S'	OD	-	124	110	70	
Propagation Delay			Push-Pull	-	3.5	3.4	3.2	
(High to Low output)	tрн∟	D to A	OD	-	10	10	10	
Propagation Delay	X	B to A	Push-Pull	-	5.7	4.2	2.7	ns
(High to Low output)	TPLH		OD	-	10	10	10	
Enable Time	ten		Push-Pull	-	200	200	200	
Disable Time	tois	OE to A or B	Push-Pull	-	20	20	20	ns
			Push-Pull	-	2.9	2.9	2.9	
Output Rising Time	t _{RA}		OD	-	1327	966	660	
		A Port	Push-Pull	-	3.3	2.6	2.1	ns
Output Falling Time	tfa		OD	-	10	10	10	
			Push-Pull	-	3.6	2.5	1.5	
Output Rising Time	t _{RB}		OD	-	1250	938	622	
		B Port	Push-Pull	-	0.98	0.87	0.78	ns
Output Falling Time	tғв		OD	-	11	9	12	
Channel to Channel	tsк		Push-Pull	-	1	1	1	ns
Sep.2023		C	onfidential		1	1	I	7

Sep.2023



4-Bits Auto-Bidirectional Voltage Level Translators V1.02 Preliminary

Parameter	Symbol	Conditio	on	V _{ссв} = 1.8V	V _{ссв} = 2.5V	V _{ссв} = 3.3V	V _{ссв} = 5V	Unit
	-			TYP.	TYP.	TYP.	TYP.	
Skew								
$V_{CCA} = 3.3V$				•				
Propagation Delay	4		Push-Pull	-	-	2.3	1.8	
(High to Low output)	T PHL	A to B	OD	-	-	5.4	3.7	
Propagation Delay	4	AIUB	Push-Pull	-	-	3.8	2.4	ns
(High to Low output)	t PLH		OD	-	-	10	35	
Propagation Delay			Push-Pull	-	-	2.3	2.9	
(High to Low output)	t _{PHL}	B to A	OD	-	-	5	5	
Propagation Delay		BIOA	Push-Pull	-	-	3.6	2.3	ns
(High to Low output)	t PLH		OD	-	-	10	10	
Enable Time	t _{EN}	OE to A or B	Push-Pull	-		200	200	
Disable Time	tois	UE IO A OF B	Push-Pull	-	Χ- \	20	20	ns
Output Dising Time	4		Push-Pull	-	~	2.8	2.8	
Output Rising Time	tra	A Port	OD		-	1000	750	
Output Folling Time	4	APON	Push-Pull	\overline{C}	-	2.8	2.8	ns
Output Falling Time	tfa		OD		-	10	10	
Output Dising Time	4		Push-Pull	-	-	2.6	1.6	
Output Rising Time	t _{RB}	B Port	OD	-	-	1000	708	n 0
Output Folling Time	+	BFUIL	Push-Pull	-	-	0.87	0.81	ns
Output Falling Time	tғв		OD	-	-	12	10	
Channel to Channel Skew	^t sк	S	Push-Pull	-	-	1	1	ns

6 Parameter Measurement Circuit

6.1 Waveform




Figure 3. Propagation Delay, rising time, falling time






Figure 5. Enable and Disable Time

Output 1 waveform is for an output with internal that the output is high except when OE=1. Output 2 waveform is for an output with internal that the output is low except when OE=0.

Load Circuit 6.2

Figure 10 shows the push-pull driver circuit used for measuring data rate, pulse duration, propagation delay, output rise-time and fall-time. Figure 11 shows the open-drain driver circuit used for measuring data rate, pulse duration, propagation delay, output rise-time and fall-time.




Figure 6. Push-Pull Input Load Circuit






Figure 7. Open Drain Load Circuit




Figure 8. Load Circuit for Enable Time and Disable Time Measurement

Test	S
tpzl., tplz (tdis)	2 x Vcco
tpzh, tphz (ten)	Open

7 **Typical Operating Characteristics**

TBD

Detailed Description 8

8.1 **General Introduction**

The YHM4204 is an auto-direction voltage level translator which designed for translating logic voltage levels. The port A support voltage range from 1.2V to 5.5V and port B support voltage range from 1.65 to 5.5V. The device uses pass gate architecture with edge accelerator to improve the data rate. The pull up resistors have been integrated for open drain applications and external resistor is not needs. The device can translate push-pull CMOS logic outputs and open drain outputs.

8.2 **Feature Description**

8.2.1 Architecture

Figure 13 describes YHM4204 one cell architecture design. This application requires for both push-pull and open drain mode. This application uses edge-rate accelerator circuitry, a high-on-resistance N-channel pass-gate transistor and pull-up resistors to meet these requirements. This design needs no direction control signal. The resulting implementation supports both low-speed open-drain operation as well as high-speed push-pull operation.






Figure 9. YHM4204 Cell Architecture

When transmitting data from A ports to B ports, during a rising edge the one-shot circuit turns on the PMOS transistor for a short-duration which reduces the low-to-high transition time. During a falling edge, the one-shot circuit turns on the N-channel MOSFET transistor for a short-duration which speeds up the high-to-low transition. Similarly, when transmitting data from B ports to A ports, during a rising edge the one-shot circuit turns on the PMOS transistor for a short-duration which reduces the low-to-high transition time. During a falling edge, the one-shot circuit turns on NMOS transistor for a short-duration and this speeds up the high-to-low transition.

8.2.2 Input Driver Requirements

The fall time (tF) of a signal depends on the edge-rate and output impedance of the external device driving YHM4204 data I/Os, as well as the capacitive loading on the data lines. Similarly, the tPHL and maximum data rates also depend on the output impedance of the external driver. The values for tF, tPHL, and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50Ω .

8.2.3 Output Load Considerations

Careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper one-shot triggering takes place. PCB signal trace-lengths should be kept short enough so that the round trip delay is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The one-shot circuits have been designed to stay on for approximately 50 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The one-shot duration has been set to best optimize trade-offs between dynamic Icc, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance of the YHM4204 output.

YHM204 4-Bits Auto-Bidirectional Voltage Level Translators ۷1.02 Preliminary

8.2.4 Enable and Disable

The YHM4204 has an OE pin input that is used to disable the device by setting the OE pin low, which places all I/Os in the Hi-Z state. The disabled time (t_{DIS}) indicates the delay between the time when the OE pin goes low and when the outputs get disabled (Hi-Z). The enable time (t_{EN}) indicates the amount of time the design must allow for the one-shot circuitry to become operational after the OE pin goes high.

8.2.5 Pull-up or Pull-down Resistors on I/O Lines

The YHM4204 has the smart pull-up resistors dynamically change value based on whether a low or a high is being passed through the I/O line. Each A-port I/O has a pull-up resistor (R_{PUA}) to V_{CCA} and each B-port I/O has a pull-up resistor (R_{PUB}) to V_{CCB}. R_{PUA} and R_{PUB} have a value of 40K Ω when the output is driving low. R_{PUA} and R_{PUB} have a value of 4K Ω when the output is driving high. R_{PUA} and R_{PUB} are disabled when OE = Low. This feature provides lower static power consumption and supports lower V_{OL} values for the same size pass-gate transistor and helps improve simultaneous switching performance.




YHM4204 (#) 4-Bits Auto-Bidirectional Voltage Level Translators

V1.02 Preliminary

9 Package Dimensions

1.8mm x 1.4mm FCLGA-12






YHM4204 4-Bits Auto-Bidirectional Voltage Level Translators

V1.02 Preliminary


3.5mm x 3.5mm TQFN-14





Preliminary

1.8mm x 1.8mm UQFN-12





10 Ordering Information

Part Number	Package	Top Mark(Note 1)	MOQ
YHM4204LBT	12 FCLGA	4204 YYWW	3000
YHM4204QCT	14 QFN(3.5mm x 3.5mm)	YHM4204 YYWW xxxxxxx	3000
YHM4204QBT	12 QFN(1.8mm x 1.8mm)	Y4204 YYWW xxxx	3000
Tape and reel.			
te 1:			
Production year; WW: I	Production week.		
x or xxxxxx: Lot Numbe			
A UI AXXXXXX. LUI INUIIIDE	51.		

Note 1:

Confidential



11 Datasheet Change History

Rev	Date	Changes
1.01	Feb./2024	Initial Version